High-Speed and Unified ECC Processor for Generic Weierstrass Curves over GF(p) on FPGA
نویسندگان
چکیده
In this paper, we present a high-speed, unified elliptic curve cryptography (ECC) processor for arbitrary Weierstrass curves over GF(p), which to the best of our knowledge, outperforms other similar works in terms execution time. Our approach employs combination schoolbook long and Karatsuba multiplication algorithm point (ECPM) achieve better parallelization while retaining low complexity. hardware implementation, substantial gain speed is also contributed by n-bit pipelined Montgomery Modular Multiplier (pMMM), constructed from multiplier-accumulators that utilizes digital signal (DSP) primitives as digit multipliers. Additionally, introduce unified, modular adder/subtractor (pMAS) underlying field arithmetic, leverage more efficient yet compact scheduling ladder algorithm. The implementation 256-bit modulus size on 7-series FPGA: Virtex-7, Kintex-7, XC7Z020 yields 0.139, 0.138, 0.206 ms time, respectively. Furthermore, since pMMM module generic any form, support multi-curve parameters, resulting ECC architecture. Lastly, method constant making it suitable applications requiring high SCA-resistant characteristics.
منابع مشابه
High speed and Low space complexity FPGA based ECC processor
Elliptic Curve Cryptography is one of the most interested research topic in VLSI. Network security is becoming more and more crucial as the volume of data being exchanged on the Internet increases. ECC offers high security for networking and communication. FPGA based architecture for elliptic curve cryptography coprocessor ,which has promising performance in terms of both Space Complexity and T...
متن کاملHigh Speed Point Arithmetic Architecture for Ecc on Fpga
Elliptic curve cryptography plays a crucial role in networking and communication security. ECC have evolved in the recent past as an important alternative to established systems like RSA. This paper describes the implementation of an elliptic curve coprocessor based on the FPGA , which can provide a significant speedup for these cryptosystems. The FPGA configuration file is synthesized from VHD...
متن کاملHigh Speed DWT Processor Implementation in FPGA
This paper presents a high speed and area efficient DWT processor VLSI based design for Image Compression applications. In this proposed design, pipelined partially serial architecture has been used to enhance the speed along with optimal utilization and resources available on the target FPGA. The architecture consists of two row processors, two column processors, and two memory modules. Each p...
متن کاملAn ultra-high-speed FPGA based digital correlation processor
This paper presents an ultra-high-speed correlation processor for FPGA (Field-Programmable Gate Array) which is based on MDF (multiplepath delay feedback) pipelined FFT (fast Fourier transform) architecture. In order to decrease the resource cost and processing delay, the FFT processor is based on DIF (Decimation in Frequency) decomposition method, and the IFFT processor is based on DIT (Decima...
متن کاملAn Optimized FPGA Implementation of RSD Based ECC Processor
Elliptic Curve Cryptography (ECC) is a standout amongst the most interested exploration themes in VLSI. System security is turning out to be increasingly significant as the volume of information being traded on the Internet increments. Point addition and doubling are key operations which choose the Performance of ECC. Here the design with the information way which can perform either prime field...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Sensors
سال: 2021
ISSN: ['1424-8220']
DOI: https://doi.org/10.3390/s21041451